



Institut
Mines-Telecom

Virtual Prototyping from SysML Models

Presentation and Demonstrations

Ludovic Apvrille
ludovic.apvrille@telecom-paristech.fr

Journée SysML France



Outline

Virtual prototyping in a nutshell

Partitioning with DIPLODOCUS
Methodology

Deployment with AVATAR
Virtual prototyping from design models
Customizing code generation in TTool



Outline

Virtual prototyping in a nutshell

Partitioning with DIPLODOCUS

Deployment with AVATAR

Definition


Generic definition

- ▶ From greek: *πρωτοτυπου*
- ▶ **A prototype is an early sample, model or release of a product built to test a concept or process or to act as a thing to be replicated or learned from (Wikipedia)**

In our context

- ▶ Prototyping = experimenting a functional model mapped onto a concrete hardware architecture
- ▶ Virtual prototyping = experimenting a functional model mapped onto a hardware model
 - ▶ Hardware model can be more or less abstract/concrete
 - ▶ Example : CPUs emulated with Instruction Set Simulator, abstract instructions, etc.


Abstraction Level



HOW TO CREATE A STABLE DATA MODEL

(Source: Peek and Poke, July, 2013)

Developing an Embedded System: Methodology and Abstraction levels



Virtual Prototyping at Two Abstraction Levels

Partitioning

- ▶ Hardware highly abstracted
- ▶ Goal: Analyzing various functionally equivalent implementation alternatives
 - ▶ Mapping of functions and communications
- ▶ Metrics:
 - ▶ CPU load
 - ▶ Bus occupation
 - ▶ Silicon area


Deployment

- ▶ Functions to be software-implemented have been designed
- ▶ Hardware target is not yet available
 - ▶ Or not easy/practical to use
- ▶ Goal: Determining precise timing and control issues
 - ▶ Scheduling policy
 - ▶ Latencies
 - ▶ Missed deadlines

TTool: A Multi Profile Platform

TTool

- ▶ Open-source toolkit mainly developed by Telecom ParisTech / COMELEC
- ▶ Multi-profile toolkit
 - ▶ DIPLODOCUS, AVATAR, ...
- ▶ Support from academic (e.g. INRIA, ISAE) and industrial partners (e.g., Freescale)



Main ideas

Lightweight, easy-to-use toolkit

Simulation with model animation

Formal proof at the push of a button



Outline

Virtual prototyping in a nutshell

Partitioning with DIPLODOCUS
Methodology

Deployment with AVATAR

DIPODOCUS in a Nutshell




DIPODOCUS = UML Profile

- ▶ System-level Design Space Exploration
- ▶ Y-Methodology


Main features

- ▶ High level of abstraction
 - ▶ Exchanged data are unvalued
 - ▶ Complexity operator
 - ▶ Parametrized hardware nodes
- ▶ Formal semantics
- ▶ Very fast simulation support


Partitioning with the Y-Methododology




Application Modeling




Architecture Modeling




Mapping




Browsing the DIPLODOCUS Methododology



Application Structure (Smart Card system)





Application Behavior



Activity Diagram of the SmartCard component

Formal Verification at Application Level

- ▶ No assumption on the underlying architecture
- ▶ All possible interleavings between actions are considered
- ▶ Formal verification is based on LOTOS/CADP or UPPAAL
 - ▶ Press-button approach




Select options and then, click on 'start' to start
Session id on launcher=1
Sending UPPAAL specification data

Reachability of: Wait event: data_Ready_SC()
-> property is satisfied

Liveness of: Wait event: data_Ready_SC()
-> property is NOT satisfied


Architecture

- ▶ Given in terms of parameterized nodes
- ▶ CPU, HWA, Bus, Memory, Bridge, etc.
- ▶ CPU parameters: scheduling policy, cache miss ratio, miss-branching prediction, pipeline size, etc.




Mapping

- ▶ Task are mapped on execution nodes (e.g., CPUs, HWAs)
- ▶ Channels are mapped on communication and storage nodes




After-Mapping Simulation

- ▶ TTool Built-in simulator
- ▶ **Extremely fast**
- ▶ Diagram animation
- ▶ Step-by-step execution, breakpoints, etc.



After-Mapping Simulation (Cont.)




After-Mapping Formal Verification

- ▶ TTool built-in simulator can compute all possible execution paths
- ▶ Graph analysis and visualization


Analysis on the last DIPODOCUS R0

| General info. | | | Statistics | |
|--------------------------------|----|----------------------------------|------------|--|
| Transition | Nb | | | |
| allCPUsTerminated<24> | 1 | (176, 177) | | |
| allCPUsTerminated<26> | 1 | (172, 173) | | |
| allCPUsTerminated<38> | 4 | (81, 82), (98, 99), (115, 116) | | |
| allCPUsTerminated<40> | 4 | (77, 78), (94, 95), (111, 112) | | |
| allCPUsTerminated<43> | 1 | (64, 65) | | |
| allCPUsTerminated<45> | 1 | (60, 61) | | |
| allCPUsTerminated<47> | 1 | (138, 139) | | |
| allCPUsTerminated<49> | 1 | (134, 135) | | |
| allCPUsTerminated<53> | 1 | (47, 48) | | |
| allCPUsTerminated<55> | 1 | (43, 44) | | |
| cpu0_0_AppC_Application_sn... | 8 | (46, 47), (63, 64), (80, 81), (9 | | |
| cpu0_0_AppC_Application_sn... | 8 | (40, 41), (57, 58), (74, 75), (9 | | |
| cpu0_0_AppC_Application_sn... | 8 | (33, 34), (50, 51), (67, 68), (8 | | |
| cpu0_0_AppC_Application_sn... | 8 | (37, 38), (54, 55), (71, 72), (8 | | |
| cpu0_0_AppC_Application_wa... | 8 | (32, 33), (49, 50), (66, 67), (8 | | |
| cpu0_0_AppC_Application_wr... | 8 | (38, 37), (53, 54), (70, 71), (8 | | |
| cpu0_0_AppC_InterfaceDevice... | 1 | (10, 157) | | |
| cpu0_0_AppC_InterfaceDevice... | 1 | (0, 1) | | |

Close



After-Mapping Coverage-Enhanced Simulation



Possibility to select a given part of the model to be explored

- ▶ Minimum percentage of operators coverage
- ▶ Minimum percentage of branch coverage

Implementation: TTool built-in model-checking techniques

[▶ Back to methodology](#)

A Few Case Studies ...

- ▶ MPEG coders and decoders (Texas Instruments)
- ▶ LTE SoC (Freescale)
- ▶ Partitioning in vehicle embedded systems (EVITA project)
- ▶ Partitioning and code generation for Software-Defined Radio systems (SACRA project)



Outline

Virtual prototyping in a nutshell


Partitioning with DIPLODOCUS

Deployment with AVATAR

Virtual prototyping from design models



Customizing code generation in TTool

Deployment: Overview



AVATAR Design


- ▶ Block Definition and Internal Block diagrams are merged
- ▶ Synchronous and asynchronous communications
- ▶ Interactive simulation
- ▶ Formal verification of safety and security properties



Principle of Code Generation

- ▶ Only AVATAR design diagrams are taken into account
- ▶ Generated code relies on POSIX threads
 - ▶ One thread per block
- ▶ Synchronous communications between blocks is implemented in the AVATAR runtime with POSIX mutex
 - ▶ Asynchronous communications relies on linked lists managed in the AVATAR runtime
 - ▶ Time is handled based on POSIX *clock_gettime()* with *CLOCK_REALTIME* option
 - ▶ ...

Method



Steps

1. Model refinement
2. Selection of an OS, setting of options of this OS (scheduling algorithm, ...)
3. Selection of a hardware platform, and selection of a task allocation scheme
4. Code generation (press-button approach)
5. Manual code improvement - Code might also be manually added at model level
6. Code compilation and linkage with OS
7. Simulation platform boots the OS and executes the code
8. Execution analysis: directly in TTool (sequence diagram) or with debuggers (e.g., *gdb*)

Support: SoCLib and MutekH

Hardware platform simulator: SoCLib (www.soclib.fr)

- ▶ Virtual prototyping of complex Systems-on-Chip
- ▶ Supports several models of processors, buses, memories
 - ▶ Example of CPUs: MIPS, ARM, SPARC, Nios2, PowerPC
- ▶ Two sets of simulation models:
 - ▶ TLM = Transaction Level Modeling
 - ▶ CABA = Cycle Accurate Bit Accurate

Embedded Operating System: MutekH (www.mutekh.fr)

- ▶ Natively handles heterogeneous multiprocessor platforms
- ▶ POSIX threads support
- ▶ Note: any Operating System supporting POSIX threading and that can be compiled for SoCLib could be used

Main window of TTool




Console of MutekH

UML sequence diagram
updated when simulating
with SoCLib

SoCLib simulation based on a SystemC engine

(Virtual) Prototyping: Code Generation



Virtual Prototyping: SocLib Simulation

SoCLib simulation based on a SystemC engine

```
echo "running soclib"  
running soclib  
cd ~/Prog/soclib/platform/topcells/caba-vgmn-mutekh_kernel_tutorial; SOCLIB_GDB=S ./system.x ppc405:5 ~/Prog/mutekh/avatar-soclib-ppc.out
```

SystemC ASB

Cycle Accurate System Simulator

ASIM/LIP6/UPMC


E-mail support: Richard.Buchmann@asim.lip6.fr

Contributors : Richard Buchmann, Sami Taktak,
Paul-Jerome Kingbo, Frederic P?trot,
Nicolas Pouillon

Last change : Dec 6 2011

```
Initializing memories with 5a  
caba-vgmn-mutekh_kernel_tutorial SoCLib simulator for MutekH  
Initializing memories with 5a  
Initializing memories with 5a
```

Virtual Prototyping: Console



```
vcitty

-> Locking mutex
DT> Adding pending request in inWaitqueue
DT - #629 time=75.998696832 block=NeighbourhoodTableManagement type=state_entering state=WaitingForNewNodesOrPosition
VehiculeDynamicsManagement -> Waiting for request!

DT - VehiculeDynamicsManagement -> DT - Releasing mutexLocking mutex

DT - ObjectListManagement -> Mutex locked
DT - ObjectListManagement -> Going to execute request
DT> No request selected -> looking for one!
DT> Counting requests
DT> Starting loop
DT> receive sync
DT> Send sync
DT> Send sync not executable
DT> Counting requests=: 0
DT> No pending requests
DT> Adding pending request in inWaitqueue
DT> Adding pending request in outWaitqueue
DT - ObjectListManagement -> Waiting for request!
DT - DT - ObjectListManagement -> Releasing mutexLocking mutex


[]
```

Console of MutekH

(Virtual) Prototyping: Trace


TTool
displays
execution
traces in a
sequence
diagram

UML sequence diagram
updated when simulating
with SoCLib



Customizing Generated Code with Your Own Code: Application and Block Code

- ▶ Global code of the application
 - ▶ Inclusion of header files, global variables, ...
- ▶ Code global to one given block




Global code

Code
specific to
the block
under
edition

Customizing Generated Code with Your Own Code: State Entry Code

- Code executed whenever a state is reached



Use of Customized Generated Code

Console debug

- ▶ Using e.g. *printf()* function



Connection to a graphical interface

- ▶ Piloting the code with a graphical interface
- ▶ Visualizing what's happening in the executed code
- ▶ Connection to graphical interface via, e.g., *sockets*

Use of Customized Generated Code (Cont)

Graphical interface for the microwave oven

- Socket connection to a graphical interface programmed in Java



To Go Further ...



TTool, DIPODOCUS, AVATAR

ttool.telecom-paristech.fr