

AVATAR-TTool A SysML Environment for the Proof of Safety and Security Properties

Ludovic Apvrille

Telecom ParisTech ludovic.apvrille@telecom-paristech.fr

April 2011



Outline

Introduction

Model-Driven Engineering TTool DIPLODOCUS

AVATAR: From Requirements to Prototyping

Introduction Requirements Analysis Design

Conclusions, References

Conclusions References

Outline

Model-Driven Engineering TTool DIPLODOCUS



Introduction

Model-Driven Engineering TTool DIPLODOCUS

AVATAR: From Requirements to Prototyping

Conclusions, References

Model-Driven Engineering TTool DIPLODOCUS



Model Driven Engineering

Definition

- Process based on abstract representations for a given domain (domain model)
- Notion of patterns
- Should enhance team working and exchanges between clients / system-level teams and development teams

UML and SysML

- MDE is commonly based on UML profiles
 - Profiles defined at OMG's (e.g., SPT, MARTE, SysML)
 - Profiles defined by tool vendors (e.g. in Rhapsody, Artisan)
 - User-defined and company-defined models

Model-Driven Engineering TTool DIPLODOCUS

A Multi Profile Platform: TTool

TTool

- Open-source toolkit mainly developed by Telecom ParisTech
- 8 UML profiles
 - DIPLODOCUS, AVATAR
- Support from academic (e.g. INRIA) and industrial partners (e.g., Freescale)



Main ideas

- Lightweight, easy-to-use toolkit
- Simulation with model animation
- Formal proof at the push of a button

Model-Driven Engineering TTool DIPLODOCUS



The DIPLODOCUS UML Profile

- Partitioning
 - Finding the best SW / HW function repartition
- ▶ Follows the Y-Chart approach
- Ultra-fast simulation and verification
 - Up to 100 times the real-time execution
 - Variable simulation coverage



Introduction Requirements Analysis Design



Outline

Introduction

AVATAR: From Requirements to Prototyping

Introduction Requirements Analysis Design

Conclusions, References

Introduction Requirements Analysis Design



AVATAR in a Nutshell

Former contribution: TURTLE (1999)

- ► Formally defined UML profile (RT-LOTOS, UPPAAL)
- Enhanced with requirement (2006), analysis (2003) and deployment phases (2006)

AVATAR (2010)

- SysML environment supporting all methodological phases
- Graphical capture of properties
- Integrated simulation
- Safety and security proofs at the push of a button
- C-POSIX code generation
- TURTLE is now deprecated!

Introduction Requirements Analysis Design



Methodology



Introduction Requirements Analysis Design



Requirement Capture

- SysML Requirement Diagrams
- Specialization for security-related requirements (e.g., confidentiality, privacy, etc.)
- Modeling assumptions inside notes



10 of 24

Attack Trees

Introduction Requirements Analysis Design



- Represent all possible attacks on the system
 - And relations between those attacks: OR, AND, SEQUENCE, BEFORE, AFTER, etc.

Ludovic Apyrille

SysML Parametric Diagrams



Introduction Requirements Analysis Design



Use Cases

- System boundary, actors, and main functions (use cases) provided by the system
 - And high-level links between use cases
- SysML Use Case Diagrams



Introduction Requirements Analysis Design



Main Functioning Modes

- Identify various system functioning modes
- Represent relations between functioning modes
 - Sequence, choice, preemption, parallel
- (Slightly extended) SysML Activity Diagrams



Introduction Requirements Analysis Design



Scenarios

- Identify a specific trace of the system
- SysML Sequence Diagrams



Back to methodology

Introduction Requirements Analysis Design



Design: Architecture

- SysML Block Definition and Internal Block Diagrams
- Block = attributes, methods, in/out signals, behaviour



Back to methodology

Introduction Requirements Analysis Design



Detailed Design

- Block's behaviour is described in terms of SysML State Machine Diagrams
- Non deterministic choices
- Non deterministic temporal operators



Back to methodology

Introduction Requirements Analysis Design



Property Modeling



Introduction Requirements Analysis Design

Simulation

- Integrated in TTool
- Model animation
- Breakpoints, step, backstep, reset, introspection of block variables, etc.
- Simluation traces are displayed as SysML Sequence Diagrams

Introduction Requirements Analysis Design

Formal Verification

Push button approach, both for safety and security properties!

Ludovic Apvrille

AVATAR

19 of 24

Introduction Requirements Analysis Design

Prototyping

- C-POSIX code generation from design
 - Compiled and executed on localhost (e.g. Windows, MacOS, Linux)
 - Prototyped with the SocLib + MutekH platform

SoClib/MutekH

- SoCLib = virtual prototyping platform (LIP6)
 - Many microprocessors supported (MIPS, ARM, PowerPC, etc.)
 - Embedded Operating System = MutekH
 - Transaction Level Modeling or Cycle Accurate Bus Accurate
- ► Code is first cross-compiled for the selected microprocessor
- ► Then, execution of: SocLib, MutekH, application
 - Performance metrics (traces)
 - Easy debugging (gdb: step by step execution, etc.)

Introduction Requirements Analysis Design

Prototyping with SoCLib

\varTheta 🔿 🔿 📉 vcitty	000	Terminal — xterm — 88×24
DD) No request selected -> looking for one! DD> Counting requests DD> Starting loop DD> Send sync DD> Send sync not executable	Sys Copyrigh Packaged for Mac	temC 2.2.0 Oct 10 2009 07:49:18 t (c) 1996-2006 by all Contributors ALL RIGHT RESERVED OS by Logic Poet: http://www.logicpoet.com
Control or wasters: 0 The particip research: provide research:	Initial Ling men boots representations Initial Ling men Initial Ling men (DRE) SOL 18, DRE V (dont Inres), v (ories with 50 Jernel,Lutoriol SQLID simulator for Muteki ories with 50 ories with 50 ories with 50 ories with 50 or except). S (with connect on except). on except). S (with connect on except). on watedpoints). T (exit samilation on trap). F (shart frazes) on watedpoints). T (exit samilation on trap). F (shart frazes) word : 524 0000 (110 - 0000). F (shart frazes) word : 524 0000 (110 - 0000). This local set b C 0000 (110 - 0000). D (110 - 0000).
TDT At least one pending request: 1 BT> selectedIndex=: 1 BT> Getting request at index: 0	Loading at 8xfff Loading at 8x800 Loading at 8x7f8	fff88 size 128: nothing 00000 size 16777216: nothing 00000 size 16777216: nothing

21

21 of 24

Conclusions References

Outline

Introduction

AVATAR: From Requirements to Prototyping

Conclusions, References

Conclusions References

Conclusions References

Conclusions

$\mathsf{TTool} = \mathsf{Open}\mathsf{-}\mathsf{source} \ \mathsf{solution} \ \mathsf{for} \ \mathsf{MDE}$

- Academic and industrial involvement on TTool
- Many success stories (e.g., Freescale, EVITA)
- Used for teaching activities

AVATAR

- Integrated simulation
- Formal proof at the push of a button
 - Safety proof (UPPAAL)
 - Security proof (ProVerif)
- Easy-to-use virtual prototyping

Conclusions References

Website, Publications

TTool website: http://labsoc.comelec.enst.fr/ttool/

- Under google: "TTool"
- ► How to install TTool, tutorials, these slides, etc.

Papers

- Gabriel Pedroza, Daniel Knorreck, Ludovic Apvrille, "AVATAR: A SysML Environment for the Formal Verification of Safety and Security Properties", The 11th IEEE Conference on Distributed Systems and New Technologies, Paris, France, May 2011.
- Daniel Knorreck, Ludovic Apvrille, Pierre de Saqui-Sannes, "TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification", Proceedings of the Third IEEE International Workshop UML and Formal Methods (UMLFM'2010), Shanghai, China, November, 2010.
- L. Apvrille, W. Muhammad, R. Ameur-Boulifa, S. Coudert and R. Pacalet, "A UML-based Environment for System Design Space Exploration", 13th IEEE International Conference on Electronics, Circuits and Systems (ICECS'2006), Nice, France, December 2006